BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//pretalx//pretalx.com//pycon-apac-2025//talk//8ZY3V9
BEGIN:VTIMEZONE
TZID:PST
BEGIN:STANDARD
DTSTART:20000101T000000
RRULE:FREQ=YEARLY;BYMONTH=1
TZNAME:PST
TZOFFSETFROM:+0800
TZOFFSETTO:+0800
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
UID:pretalx-pycon-apac-2025-8ZY3V9@pretalx.com
DTSTART;TZID=PST:20250302T130000
DTEND;TZID=PST:20250302T133000
DESCRIPTION:A Field Programmable Gate Array\, or FPGA\, is a type of integr
 ated circuit (IC) that enables the development of custom logic for rapid p
 rototyping and final system design. FPGAs are used for their inherent flex
 ibility that allows it to be programmed and re-programmed via software dow
 nload to adapt to the evolving needs of the larger system in which it is d
 esigned into. FPGAs are ideally suited for today’s fastest growing appli
 cations\, like edge computing\, artificial intelligence (AI)\, system secu
 rity\, 5G\, factory automation\, and robotics. Programming these devices h
 owever is using Hardware description languages like Verilog or VHDL which 
 usually limits it adoption  to high level programmers like python. This ta
 lk introduces some of the budding Python based High level synthesis framew
 orks that attemps to translate python into HDL with the hope of introducin
 g Pythonista's into the world of Programmable Logic Devices. Open source  
 projects such as Migen(https://m-labs.hk/gateware/migen/) and MyHDL (https
 ://www.myhdl.org/) will be introduced and  a demonstration of actual progr
 amming of a an FPGA will be showcased.
DTSTAMP:20260616T181936Z
LOCATION:F-AVR
SUMMARY:[Talk] Python Based High Level Synthesis  for programming Field  Pr
 ogramable  Gate Arrays using Migen and MyHDL - Diogenes Armando  Pascua
URL:https://pretalx.com/pycon-apac-2025/talk/8ZY3V9/
END:VEVENT
END:VCALENDAR